Abstract-Incorporating full duplex operation in Multiple Input Multiple Output (MIMO) systems provides the potential of boosting throughput performance. However, the hardware complexity of the analog self-interference canceller scales with the number of transmit and receive antennas, thus exploiting the benefits of analog cancellation becomes impractical for full duplex MIMO transceivers. In this paper, we present a novel architecture for the analog canceller comprising of reduced number of taps (tap refers to a line of fixed delay and variable phase shifter and attenuator) and simple multiplexers for efficient signal routing among the transmit and receive radio frequency chains. In contrast to the available analog cancellation architectures, the values for each tap and the configuration of the multiplexers are jointly designed with the digital beamforming filters according to certain performance objectives. Focusing on a narrowband flat fading channel model as an example, we present a general optimization framework for the joint design of analog cancellation and digital beamforming. We also detail a particular optimization objective together with its derived solution for the latter architectural components. Representative computer simulation results demonstrate the superiority of the proposed low complexity full duplex MIMO system over lately available ones.
I. INTRODUCTION
In band full duplex, also known shortly as Full Duplex (FD), is a candidate technology for fifth generation (5G) wireless systems because of the potential spectral efficiency gains that can be achieved through simultaneous uplink and downlink communication within the entire frequency band [1] , [2] . An FD radio can transmit and receive at the same time and same frequency resource unit, consequently, it can double the spectral efficiency achieved by a half duplex radio. Current wireless systems exploit Multiple Input Multiple Output (MIMO) communication, where increasing the number of transmit and receive antennas can increase the spatial Degrees of Freedom (DoF), hence boosting spectral efficiency. Combining FD with MIMO communication can provide further spectral efficiency gains [3] - [8] . Thus, enabling FD MIMO technology, for small to large antenna array systems, is of high interest in order to achieve the demanding throughput requirements of 5G wireless communication systems. An FD radio suffers from self interference, which is the signal transmitted by the FD radio Transmitter (TX) that leaks to the FD radio Receiver (RX). At the RX of the FD radio, the power of the self-interference signal can be many times stronger than the power of the received signal of interest (which is transmitted from another radio). Consequently, self interference can severely degrade the reception of the signal of interest, and thus self-interference mitigation is required in order to maximize the spectral efficiency gain of the FD operation. As the number of antennas increases, mitigating self interference becomes more challenging, since more antennas naturally result in more self-interference components. For the case of a Single Input Single Output (SISO) FD node, it has been demonstrated [9] , [10] that significant self-interference mitigation can be achieved via a combination of analog and digital cancellation techniques, where an estimate of the received self interference is subtracted from the received signal (which is the sum of the self-interference signal and the signal of interest). A straightforward extension of self-interference mitigation solutions used in SISO FD to the case of MIMO FD can be envisioned. However, the hardware resources required for analog self-interference cancellation become a main bottleneck, since they scale with the number of antenna elements. Thus, recent works have proposed only digital self-interference mitigation for FD MIMO [3] , [6] . These approaches exploit the availability of multiple antennas at the FD node in order to provide self-interference mitigation via digital beamforming; such an approach is known as spatial suppression. However, as has been pointed out, spatial suppression approaches often result in lower rates for both the outgoing and incoming signals of interest, since some of the available spatial DoF are solely devoted for mitigating self interference.
In this paper, we propose a novel architecture for analog self-interference cancellation and a novel optimization framework for joint design of the analog canceller and TX and RX digital beamforming parameters. The new architecture for analog cancellation consists of multi-tap analog canceller hardware, where the number of taps does not increase with the number of TX or RX antenna elements. The number of taps can be chosen offline as a function of size constraints, cost per tap, or other constraints on the analog canceller hardware. This simplified analog canceller architecture is enabled via the use of multiplexers, which allow flexible connectivity between the taps and the TX and RX antennas. The settings of taps and the configurations of multiplexers is computed via our proposed optimization framework. The flexible signal routing via multiplexers enables the use of reduced taps in an optimized way, since the taps will be used between the subset of TX and RX antennas where they are mostly beneficial. The digital beamformer and analog canceller parameters are thus designed by taking into account each others capabilities, hence the burden of self-interference mitigation is split between digital beamforming and analog cancellation. We note that the related work [3] has considered joint design of digital beamforming and analog cancellation, however these and related solutions [11] , [12] assume underlying analog canceller hardware as in [5] , [9] , which scales with the number of transmit and receive antennas. As our simulation results will show, the proposed analog canceller architecture together with our novel co-design of analog cancellation and TX and RX digital beamforming is capable of achieving higher rates with less hardware compared to the State-of-the-Art (SotA) FD MIMO solutions.
Notation: Vectors and matrices are denoted by boldface lowercase and boldface capital letters, respectively. The transpose and Hermitian transpose of A are denoted by A T and A H , respectively, and det(A) is the determinant of A, while I n (n ≥ 2) is the n × n identity matrix and 0 n (n ≥ 2) is the n-element zero vector. a stands for the Euclidean norm of a and diag{a} denotes a square diagonal matrix with a's elements in its main diagonal. 
II. PROPOSED FD MIMO FRAMEWORK
The proposed FD MIMO framework including a novel architecture for the analog self-interference canceller and a joint design of its components together with the TX and RX digital beamforming filters is detailed in the following. We consider a communication system where a FD MIMO node k communicates concurrently with a multi-antenna node q in the downlink and a multi-antenna node m in the uplink, as shown in Fig. 1 . Since we intend at investigating FD operation at a single node, we henceforth assume that nodes q and m operate in half duplex mode. The novel hardware features of our analog canceller are described in Sec. II-A, whereas Sec. II-B presents the considered signal model that is later used on Sec. II-C for introducing the proposed general optimization framework for the co-design of analog cancellation and digital beamforming.
A. Novel Analog Canceller Architecture
According to our novel analog canceller architecture illustrated in Fig. 1 for the FD MIMO node k, N canceller taps are applied, via multiplexers (MUXs) and demultiplexers (DEMUXs), between the N k TX Radio Frequency (RF) chains and the M k RX RF chains, respectively. One way of implementing analog RF MUX/DEMUXs is through RF switches. With the term 'tap' we denote a a fixed delay-variable phase shifter-variable attenuator line, as considered in [13] . A TX RF chain consists of a Digital to Analog Converter (DAC), a mixer which upconverts the signal from baseband to RF, and a Power Amplifier (PA). An RX RF chain consists of a Low Noise Amplifier (LNA), a mixer which downconverts the signal from RF to baseband, and an Analog to Digital Converter (ADC). At the TX side, upsample and pulse shape processing are used to prepare the baseband signal for DAC sampling and RF transmission. At the RX side, a corresponding matched filter and downsampling is performed. The details of the TX and RX digital beamforming blocks will be explained in later sections.
We now focus on the description of the proposed analog canceller architecture. As shown in Fig. 1 , the input of each analog canceller tap is connected to a corresponding N k -to-1 MUX which allows routing of any of the N k TX RF chain signals to the input of the tap. The connection from each TX RF chain to each MUX input can be done via power dividers or directional couplers [13] . The signal that inputs to a tap undergoes a delay, phase shift, and attenuation, and this generates as an output an analog cancelling signal. The output of each tap is connected to an 1-to-M k DEMUX, which routes the cancelling signal at the output of the tap to one of the adders located just before the RX RF chains. There are a total of M k N such adders and we use "Adder i, j" to label the adder that connects DEMUX j to RX RF chain i. Thus, the signal input to the i-th RX RF chain is the result of adding N cancelling signals to the signal received at the i-th RX antenna element. Since the adders are connected to DEMUXs, some of the adders may have zero in one of the inputs depending on the DEMUXs' settings. The adders before the RX RF chains can be implemented via power combiners or directional couplers.
The use of MUXs/DEMUXs for signal routing is a novel feature of our analog self-interference canceller. Moreover, our proposed co-design of analog cancellation and digital beamforming, which will be explained in Section II-C, jointly optimizes the TX and RX digital beamformers, the MUX/DEMUX configurations and the tap settings (i.e., values for the phase shifters and attenuators). This joint design splits the burden of self-interference cancellation between the digital beamformers and the analog canceller, thus allowing the use of a reduced number of taps for the analog canceller, compared to the number of taps required by the designs in [5] , [9] , [13] , which require at least one tap between each TX RF chain and each RX RF chain. For our proposed analog canceller design, the total number of taps N is flexible and can be chosen offline as a function of size constrains, cost per tap, or other constraints on the analog canceller hardware. The TX and RX digital beamformers and analog canceller will adapt to each others capabilities via their joint design.
B. Signal Model
Suppose that the FD MIMO node k in Fig. 1 is equipped with N k TX antenna elements and M k RX antenna elements, each attached to a dedicated RF chain as depicted in the figure. The half duplex multi-antenna nodes q and m are assumed to have M q and N m antennas, respectively, with each antenna connected to an RF chain. For presentation clarity purposes, we assume narrowband flat fading channels for our signal model, and extensions for wideband frequency selective channels are currently part of our future work. All nodes are considered capable of performing digital beamforming, which for simplicity we assume hereinafter to be realized with linear filters. In particular, we assume that node k makes use of the precoding matrix V k ∈ C N k ×d k for processing its unit power symbol vector 
Upon signal reception at the FD MIMO node k, analog self-interference cancellation is first applied to the signals received at the RX antenna elements before these signals enter to the RX RF chains, as shown in Fig. 1 . We utilize the notation C k ∈ C M k ×N k to represent the analog processing realized by the analog canceller; C k captures the configuration of the MUXs/DEMUXs and the canceller tap values. More specifically, we model C k in baseband representation as the following cascade of three matrices
where 
The Recall that the tap delays in each canceller tap are fixed and since we focus on a narrowband system, we model the effects of the i-th tap delay as a phase shift that is incorporated to the phase of [L 2 ] i,i . Following the above definitions, the baseband received signal y q ∈ C Mq×1 at node q can be mathematically expressed as
where H q,k ∈ C Mq×N k is the downlink channel gain matrix (i.e., between the nodes q and k), H q,m ∈ C Mq×Nm denotes the channel gain matrix for inter-node interference (i.e., between nodes q and m), and n q ∈ C Mq×1 represents the additive white Gaussian noise (AWGN) at node q with variance σ 2 q . By assuming that the digitally converted downsampled output signals of the RX RF chains at node k are linearly processed in baseband by the combining matrix U k ∈ C dm×M k , the estimated symbol vectorŝ m ∈ C dm×1 for s m is derived aŝ
where the complex-valued M k -element vectors y k , y k , and y k are the baseband representations of the received signal of interest, received self-interference signal, and output signal of the analog canceller, respectively, at node k. In addition, n k ∈ C M k ×1 denotes the received AWGN at node k with variance σ 2 k . The vector y k in (4) is given by
where H k,m ∈ C M k ×Nm is the uplink channel gain matrix (i.e., between the nodes k and m), while y k is obtained as
with H k,k ∈ C M k ×N k denoting the self-interference channel seen at the RX antennas of node k due to its own downlink transmission. Finally, y k is given by
C. Novel Joint Design of Analog Cancellation and Digital Beamforming
A core element of the proposed FD MIMO framework is the joint design of the components of our analog canceller architecture together with the TX and RX digital beamforming blocks in order to satisfy certain performance objectives. Let us focus on the signal model presented in Sec. II-B and on the codesign of C k , V k , and U k . We define the scalar performance function f having as inputs the analog canceller matrix C k , the digital precoding matrix V k , and the digital combining matrix U k . Note that f may represent a sole performance objective, such as the throughput performance of the FD MIMO operation, or be a multi-objective function. Our general optimization framework for the joint design of C k , V k , and U k can be mathematically expressed by the following general optimization problem:
where constraint (C1) relates to the average transmit power at node k and constraint (C2) refers to the hardware capabilities of the analog canceller. Moreover, constraint (C3) imposes the threshold λ A ∈ R on the instantaneous residual self interference after analog cancellation, while constraint (C4) sets the threshold λ D ∈ R on the instantaneous residual self interference after applying analog cancellation and RX digital beamforming.
The main novel components of the proposed joint analog cancellation and digital beamforming design described in OP are summarized as follows. First, the digital beamforming design takes explicit account of the available number of taps N of the analog canceller. Although some available beamforming solutions [3] , [11] for FD MIMO systems take into account the presence of an analog self-interference canceller, the details of its hardware limitations are excluded from the beamforming design. Second, the proposed FD MIMO framework is the only one that considers the case where N < min{M k , N k }, i.e., the available number of analog canceller taps may be smaller than both the numbers of TX and RX RF chains. This is an important feature for FD MIMO deployments, since current analog canceller solutions [5] require very large numbers of taps of the order of M k N k . Our framework has the advantage of a more optimized utilization of the spatial DoF offered by the multiple antennas. For example, if the analog canceller consists of only N = 1 tap, then its cancellation capabilities are very limited, and more spatial DoF need to be devoted from the TX and RX beamforming blocks for meeting the thresholds λ A and λ D in (C3) and (C4). On the other extreme, if N can be afforded to be large, the digital beamforming design may exploit the fact that a significant part of self-interference mitigation is handled by the analog canceller, and make use of more spatial DoF for improving the quality of the incoming and outgoing signals of interest.
III. AN EXAMPLE FD MIMO DESIGN
Capitalizing on the general optimization framework for the co-design of C k , V k , and U k described in Sec.II-C, we present in this section an example joint design of analog cancellation and digital beamforming. We consider the signal model presented in Sec.II-B for the special case where the half duplex single antenna node m transmits one symbol stream without precoding in the uplink; particularly, we set the channel gain matrix between nodes k and m. Finally, we assume that there is no inter-node interference between nodes q and m due to, for example, appropriate node scheduling [8] for the FD operation of node k. This translates to setting the channel gain matrix h q,m ∈ C Mq×1 between these two nodes as h q,m = 0 Mq . Using the latter definitions, expression (4) that describes the estimation for s m can be rewritten aŝ
where u k ∈ C 1×M k represents the combining vector at the FD node k and H k,k ∈ C M k ×N k denotes the effective self-interference channel after performing analog cancellation, which is defined as H k,k H k,k + C k . The average postprocessing signal-to-interference-plus-noise ratio (SINR) of s m , i.e., after applying the RX digital beamformer at node k and averaging over all transmitted symbols s m , is given as a function of C k , V k , and u k by
An important performance objective function f for the considered system is the FD data rate defined as the sum rate of the downlink and uplink communications. We therefore focus on designing C k , V k , and u k via the solution of the following optimization problem:
In the latter problem, the achievable downlink rate R DL (·) is a function of only V k and is given by
whereas the uplink rate R UL (·) is a function of C k , V k , and u k , and is derived as
Note that in the formulation of OP1 we have relaxed the constraint (C3) concerning the instantaneous residual self interference after analog cancellation that appears in the general OP to an average power per RX RF chain constraint, where the average is taken over all possible transmit symbol vectors. This constraint imposes that, at the input of each of the M k RX RF chains, the self-interference signal cannot be larger than λ A . Notice also that in OP1 we have not included a constraint similar to (C4) for simplification purposes, since removing this constraint allow us to solve OP1 by decoupling the maximization of the uplink and downlink rates, while implicitly achieving some level of self-interference mitigation via the RX beamformer u k . The reason for the latter is that, since self interference degrades the uplink rate, an appropriate design for maximizing the instantaneous uplink rate would naturally result in self-interference reduction. Finally, we have included a constraint on the norm of u k to avoid having solutions for u k that result in undesired amplification of the received signals (from node m, self interference, and AWGN).
Since downlink communication is usually more rate demanding than the uplink, we propose to tackle OP1 in the following decoupled way. First, we solve for C k and V k that maximize the instantaneous downlink rate subject to the relevant constraints for these unknown variables. More specifically, we formulate the following optimization subproblem for the design of C k and V k :
To solve the latter problem we adopt an alternating optimization approach. Specifically, supposing that the available number of analog canceller taps N and a realization of C k satisfying the constraint (C2) are given, we seek for V k maximizing the downlink rate while meeting the constraint (C1) and the constraint for the residual self interference after analog cancellation. The latter procedure is repeated for all allowable realizations of C k for the given N in order to find the best pair of C k and V k solving OP2. The solution for V k given C k is summarized in Algorithm 1, where the TX digital beamformer is constructed as
where α is a positive integer taking the values 1 ≤ α ≤ α max and d k ≤ min{M q , α}. In general, α max = N k , however, for large transmission powers and strictly small values for λ A it is advisable to set α max = min{M q , N k }. In principle, there exists a trade off for α: the larger its value is, the higher the downlink rate and self interference are. For each α value we adopt a similar approach to [6] for the design of V k . Particularly, its F k component aims at minimizing the impact of the residual self-interference MIMO channel H k,k , whereas the goal of the G k component is to maximize the rate of the effective downlink channel H q,k F k . For the cases where H q,k F k is a MIMO channel, G k is given by the open-loop or closed-loop precoding for this channel derived using [14] , depending on whether H q,k is unknown or known, respectively, at the transmit node k. As seen from the algorithmic steps included in Algorithm 1, we search for the largest allowable value for α maximizing the downlink rate while meeting the self-interference constraint concerning the uplink communication.
For a given number of analog canceller taps N there are 
Set G k as the optimum precoding for the effective downlink MIMO channel H q,k F k given P k . 5 :
Output V k = F k G k and stop the algorithm.
7:
end if 8: end for
Output V k = F k G k and stop the algorithm. 12: else 13: Output that the C k realization does not meet the residual self-interference constraint. 14: end if
ways to connect them from the available N k TX antenna elements to the available M k RX antenna elements. Each of those ways refers to a different realization of the C k matrix and corresponds to a specific placement of the N tap values inside C k ; its remaining M k N k − N elements need to be set to zeros. One reasonable C k realization intended for satisfying the self-interference constraint in OP2 is to obtain L 1 , L 2 , and L 3 such that the resulting analog canceller matrix C k has the N tap values at the same elements with the N largest in amplitude elements of H k,k . This C k realization will result in cancelling the largest self-interference components. For example, suppose that N k = 3, M k = 4, and N = 2 and that [H k,k ] 2,1 and [H k,k ] 4,2 are the two largest in amplitude elements of H k,k . In this case, we may design
Other reasonable realizations for C k include the orderly column-by-column and row-byrow placement of the available N tap values starting with the columns and rows, respectively, of H k,k having the largest Euclidean norms. For example, suppose that N k = 3, M k = 4, and N = 3, then having the three tap values placed at the i-th row of C k will focus on reducing the self interference received at the i-th RX antenna element.
Using C k and V k from the solution of OP2 we now proceed to the design of u k that maximizes the instantaneous uplink rate. In particular, we formulate the following optimization subproblem for the RX digital combiner:
The h k,m and H k,k appearing in (9) and thus included in OP3 are assumed to be available at node k through appropriately designed training phases. With the availability of this channel knowledge, it can be shown that the u k solving OP3 is given using [15] by the eigenvector that corresponds to the maximum eigenvalue of the matrix A ∈ C M k ×M k , which is defined as
We note that for the practical case of imperfect analog cancellation, significant gains with RX digital combining are feasible only when it holds
According to the presented solutions of OP2 and OP3 for the joint design of analog cancellation and digital beamforming, the resulting values for C k , V k , and u k are functions of channel matrices. This implies that the update of the TX and RX digital beamforming settings as well as the settings of the analog canceller (values for the taps and MUX/DEMUX configurations) depends on the coherence time of the involved wireless channels.
IV. SIMULATION RESULTS AND DISCUSSION
The performance of the wireless communication scenario in Fig. 1 using the FD MIMO design presented in Sec. III is investigated in this section. In Sec. IV-A that follows we describe the SotA solutions with which the proposed design will be compared. The simulations parameters and assumptions are detailed in Sec. IV-B, whereas the hardware complexity, selfinterference mitigation capability, and achievable rate results are presented in Sec. IV-C.
A. Compared FD MIMO Designs
We compare our novel FD MIMO design versus the combined cancellation and spatial suppression design presented in [3] and the digital beamforming design recently proposed in [6] . We note that the designs presented in [11] , [12] were not considered in the results that follow due to the fact they are only applicable to uplink and downlink communication with
A detailed description of the FD MIMO designs that will be compared is provided below.
Design 1: Proposed with N taps. This is our proposed FD MIMO design for the case of N taps for analog cancellation. Compared with the SotA analog canceller architectures in [5] , [13] which require at least M k N k taps, our analog canceller results in 100(1 − N/(M k N k ))% reduction in the required number of taps. The TX and RX digital beamformers as well as the settings for the analog canceller at node k are computed as presented in Sec. III; particularly for the computation of G k we have adopted open-loop MIMO precoding when needed.
Design 2: SotA with M k N k taps. This refers to a combination of time domain cancellation with spatial suppression as proposed in [3] . The TX digital beamformer is designed to minimize the self interference from the transmit side by using null space projection [3] . The RX digital beamforming is a minimum mean squared error (MMSE) filter, hence we compute it in the same way we compute u k as explained in Sec. III. The time domain cancellation is an analog canceller which requires a total of M k N k taps, i.e., one tap per TX-RX RF chain as in the SotA schemes [5] , [13] . We have made the same assumptions for the analog canceller taps for this design as in our proposed analog canceller.
Design 3: SotA with 0 taps. This is the SoftNull method presented in [6] that uses no analog cancellation relying solely on TX digital beamforming to reduce self interference at the RX antenna elements of node k. Any residual self interference is handled by the RX digital combiner. The combiner u k used in the previous two designs is used for the latter purpose. 
B. Simulation Parameters
We simulate the ergodic rate performance for a FD MIMO system as in Fig. 1 with M k = N k = 4 and M q = {1, 4}. We have assumed Rayleigh fading and a path loss of 110dB for both the downlink H q,k and uplink h k,m communication channels. The self-interference channel H k,k is assumed to be subject to Ricean fading with K-factor equal to 35dB and path loss of 40dB [16] . All involved wireless channels are assumed to be independent and identically distributed, and perfectly estimated at the receivers. Both the downlink and uplink transmit powers P k and P m are set between 20dBm and 40dBm. The noise floor at node q is −90dBm and at node k is −110dBm; the latter values are typical ones for mobile terminals and small cell base stations. Following the findings of [1] we consider a 14-bit ADC at node k that renders digital self-interference mitigation of approximately 50dB feasible. This means that for the noise floor of −110dBm at node k the residual self interference after analog cancellation (i.e., at each RX RF chain's input) must be less than −60dBm. For the analog canceller taps, we assume non-ideal tap hardware, where each tap is set with steps of 0.02dB for attenuation and 0.13 o for phase; these values match the step values reported in [13] . Thus, for each tap in our simulation, the phase setting has a random phase error uniformly distributed between −0.065 o and 0.065 o , and the amplitude setting has a random amplitude error uniformly distributed between −0.01dB and 0.01dB.
C. Hardware Complexity, Self-Interference Mitigation Capability, and Achievable Rates
We have considered a Proposed with 8 taps design and ran Algorithm 1 for the parameters in Sec. IV-B, N = 8 taps, and different C k realizations. We found that setting α = 2 when designing the TX digital beamformer and placing the 8 taps in the first two rows of C k results in the maximum downlink rate, while meeting the threshold λ A = −60dBm. The latter is showcased in Fig. 2 , where we set M q = 1 and depict the probability of achieving residual self interference less or equal to λ A as a function of the considered transmit powers. Apart from the proposed TX beamforming design, we also sketch within Fig. 2 the probability curves with the precoders of SotA with 16 taps and SotA with 0 taps; for the latter design we have used α = 2 as in the proposed one. As shown, SotA with 0 taps does not provide enough self-interference mitigation, and hence, it should not be used for the considered transmit power range. The proposed design, however, guarantees meeting λ A with 50% less taps than the SotA with 16 taps design does.
The ergodic downlink, uplink, and FD rates in bps/Hz for both the designs SotA with 16 taps and Proposed with 8 taps and α = 2 are plotted in Figs. 3 and 4 as functions of the considered transmit powers. It is shown in Fig. 3 that the proposed TX beamformer delivers higher downlink rates than the SotA one, and as expected, this performance superiority increases with increasing P k and/or M q . Both designs achieve the same uplink rate irrespective of M q as illustrated in Fig. 4 . As expected, increasing M q increases self interference, thus degrades the uplink rate. Interestingly, this uplink performance degradation is kept very low with the proposed design. We thus conclude that, compared to SotA, the proposed design can achieve higher rates with 50% less taps.
V. CONCLUSION AND FUTURE WORK
In this paper, we have presented a novel self-interference mitigation scheme for FD MIMO systems with reduced hardware complexity. The proposed scheme includes a novel multitap analog canceller architecture whose configuration is jointly designed with digital beamforming. The main simplification of the analog canceller hardware was obtained via the use of multiplexers for signal routing among the TX and RX RF chains and the reduced number of taps, and the co-design of the tap values and configuration of the multiplexers with the TX and RX beamforming filters. We have presented a general optimization framework for the latter joint design and detailed a specific solution targeting at the FD rate maximization. The performance evaluation results demonstrated that our proposed design can be implemented with less taps than SotA ones while achieving larger FD rates. For future work, we intend to extend the proposed design to wideband channels and apply the proposed framework to analog cancellation solutions based on auxiliary TXs as in [10] .
